

DE920000059US1 Thomas J. Mauro 09/900407

- 2 -

IBM**AMENDMENTS TO THE CLAIMS:**

This listing of claims will replace all prior versions, and listings of claims in the application.

LISTING OF CLAIMS:

What is claimed is:

1

2 1. (Cancelled)

3 2. (Cancelled)

4 3. (Cancelled)

5 4. (Cancelled)

6 5. (Cancelled)

7 6. (Cancelled)

8 7. (Cancelled)

9 8. (Cancelled)

10 9. (Cancelled)

11 10. (Cancelled)

12 11. (Cancelled)

13 12. (Cancelled)

13. (Cancelled)

1 14. (Cancelled)

2 15. (Cancelled)

3 16. (Cancelled)

4 17. (Currently Amended) A device for parameter independent
 5 buffer underrun prevention in a data communication
 6 system comprising a buffer for compensating for a
 1 difference in the rate of flow of data having an write
 2 port for writing data into said buffer and a read port
 3 for reading data from said buffer, said device
 3 comprising:

4 a memory unit for storing a predetermined
 5 delay time,

a counter for measuring said predetermined
 1 delay time,

-2-

DE920000059US1 Thomas J. Mauro 09/900407

- 3 -

IBM

2 a signal generator for generating a signal
3 enabling read access to said buffer after said delay
4 time has passed,
5 means for determining the length of a time
6 gap between the completion of writing data into said
7 buffer and completion of reading data from said
8 buffer,
9 a computing unit for decreasing the length of
10 said predetermined delay time by a first value if the
11 length of said time gap is larger than a specified
12 tolerance value, and
13 wherein said computing unit increases the length of said
14 predetermined delay time by a second value if the
15 length of said time gap is smaller than said specified
16 tolerance value.
17 further comprising means for storing the decreased or
18 increased length of said predetermined delay in said
19 memory unit, and
20 wherein in said data communication system data packets of
21 varying size are written into and read from said buffer
22 and said data packets are classified according to their
23 size into different packet classes, the device further
24 comprising a first input port for receiving a class
25 signal specifying said particular packet class and
26 additional memory units for storing a designated
27 predetermined delay time for each packet class,
28 and further comprising a second input port for receiving an
29 end-of-read signal signaling the instant of time when
30 only a specified number of cycles are left before all
31 data are read from said buffer,

DE920000059US1 Thomas J. Mauro 09/900407

- 4 -



and further comprising a third input port for receiving a
write signal signaling when data are written into said
1 buffer, and

2 ~~The device according to claim 16,~~ wherein said means for
3 determining the length of said time gap between the
completion of writing data into said buffer and
1 completion of reading data from said buffer is formed
2 by a logical unit determining whether or not said
3 end-of-read signal occurs while said write signal is
4 still signaling that data are written into said buffer.
5
6

7 18. (Cancelled)

19. (Cancelled)

1 20. (Cancelled)

2 21. (Cancelled)

3 22. (Cancelled)

4 23. (Cancelled)

5 24. (Cancelled)

6 25. (Cancelled)

26. (Cancelled)

1 27. (Cancelled)

2

3

4

5

6

7

8

1

2

3